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INTRODUCTION
The semiconductor industry is fast paced and on the cutting edge of technology, resulting in very short life spans of semiconductor products. In order to stay competitive, manufacturers must be able to quickly adapt to produce new products, and they must achieve a high level of productivity. Two major operational components of fabs that effect productivity are dispatching rules and rework strategies, There are many different dispatching rules and rework strategies that are in use in fabs throughout the world Fabs choose these rules and strategies based upon how they effect key performance measures, such as throughput, cycle time, and on time delivety. Much research has been undertaken focusing on dispatching rules and rework strategies independently. The results of these studies show that choosing appropriate dispatching rules and rework strategies can greatly effect the performance of a fab and are therefore essential for efficient and profitable production u21.
Although prior research has been conducted independently on these two issues, the hypothesis is that the interrelationship between the dispatching rules and rework strategies has a significant effect on the fab productivity. Moreover, the goal is to determine which combination of widely-used dispatching rules and new and existing rework strategies results in the highest level of fab productivity. To test this hypothesis, a four-factor simulation experiment based on actual fab data is conducted to determine the effect of dispatching rules, rework strategies, fab types, and rework levels on key fab performance measures. Five dispatching rules are combined with three previously studied rework strategies and the first bottleneck strategy which is developed in this study. The treatment combinations are compared based on fab performance measures including cycle time, percentage on time, work-in-process, and the XTheoretical value.
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Due to the high value of fabricated semiconductor devices, improvements in fab performance can have a large economic impact. Consequently, increases in productivity due to the appropriate selection of the combination of a dispatching rule and a rework strategy would be of great value to semiconductor manufacturers.
BACKGROUND
As a result of the complex nature of fabrication, high productivity levels are not easily achieved. Typically, the amount of processing that the device endures increases as the circuit design becomes more complex, and it is common for wafers to go through three hundred or more processes during production. The fabrication process consists of re-entrant flow where wafers may enter the same process, such as lithography, thirty or more times. Also, because of the high level of precision that the processes must adhere to, mistakes can be made and some wafers must be reworked, adding to the complexity of the fab. Therefore, there can be multiple products at various stages of fabrication (that is, at different masking layers) and wafers needing rework all waiting in the same queue.
Resulting from the complex nature of wafer fabrication, there are operational components that are used to control the flow of product through the fab to promote productivity. Two such components are dispatching rules and rework strategies. Dispatching rules decide which product is to be processed next from a queue. Common dispatching rules include first-in-first-out (FIFO) and shortest processing time (SPT). Rework strategies define the relationship between wafers needing rework (child lot) and rest of the lot (mother lot) when rework occurs. A common rework strategy is to bold the mother lot until the child lot has gone through the rework steps, and then combine the two for all 
THE SIMULATION STUDY
Simulation has heen the main tool used in research to test different operational decisions in fahs. The goal of such studies has heen to develop rules and strategies that can he implemented in a full production fah. In order to validate these rules and strategies for such a purpose, all components of a realistic production fah must be accurately modeled. Simulation provides a means of accurately modeling fabs as well as a means of conducting analysis on fah operations and performance.
The goal of this simulation study is to investigate how a combination of a rework strategy and dispatching rule effect key fah performance measures at different rework levels and in different fab types. Moreover, it is of interest to determine if there is a combination of a rework strategy and a dispatching rule that is robust or if not, which combinations are best for various fab types and rework levels.
Experimental Design
A four-factor full factorial experiment is conducted using five dispatching rules, four rework strategies, three rework levels, and two fah types. A summary of the experimental design factors is shown in Table 1 . A total of 120 experiments are run when all of the combinations are exhausted. The dispatching rules used include first-in-first-out (FIFO), shortest processing time (SPT), earliest due date (EDD), critical ratio (CR), and rework priority (RWK). These rules are chosen as they are commonly used in fahs and are the benchmark rules used in most of the semiconductor simulation research [X, 9, 10, 111. In general, for all lots waiting to he processed at a particular process or tool, the lot with the lowest value when the rule is evaluated is processed first. The CR rule uses a ratio,
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Time Until Due Remaining Processing Time to determine the queuing order, with the lowest value first. This attempts to encourage on time delivery by giving priority to lots that have a small slack time. The RWK rule gives priority in queue to lots that are designated as rework lots. If there is more than one rework lot, the FIFO dispatching rule is used to determine the order in which the reworked lots are processed, and all non-rework lots are ordered using the FIFO rule.
There are four rework strategies tested, three of which are studied previously, and one is developed in this research. As stated previously, rework strategies define the relationship between the portion of the lot needing rework (child lot) and the good portion of the lot (mother lot). The wait (WAIT) strategy holds the mother lot at the rework step until the child lot has gone through all of the rework steps, then the mother lot and child lot are combined for all further processing [16] . The split (SP) strategy permanently splits the mother lot and the child lot, therefore allowing the mother lot to continue processing while the child lot is being reworked [16] . The rendezvous (RV) strategy splits the mother lot and the child lot, allowing the mother lot to go through the next processing step. After the mother lot goes through the next processing step, it is held at that processing step until the child lot has heen reworked and goes through the next processing step, at which point they are combined for all further processing [12] . Finally, the first bottleneck (FBN) strategy, that is developed in this research, splits the mother and the child lot when rework occurs, then sends the mother lot ahead for processing until it reaches the first bottleneck station. The mother lot then waits at the first bottleneck until the child lot arrives. The two lots are then combined for processing at the bottleneck station and for all further processing. This experiment uses three rework levels; one, five, and ten percent at all steps containing rework. These levels are chosen as the approximately span the range of the rework percentages in the dataset. Furthermore, previous studies have used these same three rework levels such as Sheng-
Yuan et al. [13].
To examine the effect of the dispatching tules and rework strategies in various fabs, two fabs are considered. The first fab contains eleven products and represents a make-tostock (MTS) type of fab. The second fab contains two products and represents a make-to-order type of fab (MTO). In order to minimize variation between fab types, the two products in the MTO fab are selected from the eleven products produced in the MTS fab. The wafer starts for the MTO fab are increased to achieve similar utilization to that of the MTS fab. The following section describes the fabs in more detail.
Fab Description Dataset number three from the MIMAC datasets [I41 is used to conduct the simulation study. The MIMAC datasets contain data describing seven real fabs and are widely used in past research. Dataset three was chosen as it contains rework data and has eleven products. There are 73 tool groups on which the wafers are processed. In this fab, a constant lot release policy is followed, and the time hetween machine failures, machine repairs, and preventative maintenance tasks are exponentially distributed. Also, the 11 products go through a range of 275 to 500 processing steps, with 7 to 15 masking layers. As each successive masking layer is applied with lithography steps, the possibility for rework arises. Wafers travel through the fab in lots of SO, therefore when the lot passes through a lithography step, some of the wafers may need to be reworked. When a product is reworked, it must go back through the lithography steps, typically referred to as a rework loop. The dataset contains vales that specify the percentage of wafers that need to be reworked at each one of these steps.
Simulation Model
To model this fab, the simulation software AutoSched AF' developed by Brooks Automation is used. This software is geared towards semiconductor manufacturing and easily handles the complex processing parameters of a fab, such as rework and re-entrant flow. Two fab models are developed for the MTO and MTS fabs. These models are verified and validated to ensure that all of the intricacies of the fab, such as the rework strategy, batching, setups, and ma- 
Experimentation Methodology
In general, the longer the simulation replications are, the more representative of the actual system the resulting data will he. However, with the complexity of this model, simulation time becomes an issue. Therefore, based upon statistical analysis, a 20,000 hour replication length with a 10,000 hour warmup period is determined to be appropriate to collect statistics. Each experimental combination is run for 10 replications, using the method of batch means to collect the statistics. The performance measures analyzed are the average cycle time, standard deviation of cycle time, percentage on time, average WIP, and average XT. The average XT performance measure is a ratio of the actual cycle time to the raw processing time. Following the execution of the 120 treatment combinations, the results are analyzed using ANOVA and Tukey multiple range tests to determine significant factors and significant differences in performance measures among the treatment combinations. A significance level of 0.05 is used the statistical analysis.
Results
The results of the initial four-factor ANOVA analysis shows that all four factors, dispatching rule (DR), rework strategy (RS), rework level (RL), and fab type, and their interactions are significant at a significance level of 0.05 for all performance measures tested. Based upon this result, a three-factor ANOVA is conducted for each fab type and concludes that for all performance measures, the three factors, and their interactions are significant. Consequently, a two-factor ANOVA is conducted using the DR and RS factors at each rework level and at each fab type. Once again, these results show all factors and interactions to be significant for all performance measures. An example of the ANOVA for the average cycle time in a make-toorder fah with 1% rework is shown in Table 2 . Figure 1 shows some results from the MTS fab with 5% rework. 
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Tukey painvise comparison tests are conducted to determine which combinations of strategies are significantly different than the others. Table 3 shows the Tukey pairwise comparison chart for average cycle time at one percent rework in the MTO fab. These pairwise comparison tests are conducted for each performance measure at all rework levels and in both fab types. the interaction between dispatching rule and rework strategy is significant, therefore using them together will improve the performance of the fab.
In attempt to put a dollar value on the improvements, additional experiments are run using the MTS fab with 5%
rework. The average cycle time when using the FIFOWAIT strategy is 388.31 hours, compared to 377.23 with the RWWFBN strategy. If the number of wafer starts is increased until the cycle times are equal between these two strategies, the R W B N strategy can achieve an extra throughput of approximately 125 lots per year. Using a con servative wafer estimate of $5,000, a fab can realize over $30 million in revenue per year. 
